1. In the CMOS inverter circuit shown in figure, the input Vi
makes
a transition from VOL (= 0 volts) to VOH (= 5
volts).
Determine the High to Low propagation delay time (tpHL)
when it is driving a capacitive load (CL) of 20 pF.
Device data :
.jpg)
No comments:
Post a comment