1. For a MOS capacitor fabricated on a P-type semiconductor,
strong inversion occurs when
(a) Surface potential is equal to Fermi Potential
(b) Surface Potential is zero
(c) Surface Potential is negative and equal to Fermi potential
in magnitude
(d) Surface potential is positive and equal to twice the Fermi
potential

2. In a common emitter BJT amplifier, the maximum usable supply
voltage is limited by
(a) Avalanche breakdown of Base Emitter junction
(b) Collector Base breakdown voltage with emitter open (BVCBO)
(c) Collector emitter breakdown voltage with base open (BVCEO)
(d) Zener breakdown voltage of the Emitter Base junction

3. In the circuit shown, the current flowing through the ideal diode
( zero cut in
voltage and forward resistance) equal to

4. The intrinsic carrier density at 300oK is 1.5x1010
/cm3 for
silicon. For n-type silicon doped to 2.25x1015
atoms/cm3,
the equilibrium electron and hole densities are

5. The gate delay of an NMOS inverter is dominated by charge
time rather than discharge time because

No comments:
Post a Comment